

Scientific Journal of Impact Factor (SJIF): 4.72

e-ISSN (O): 2348-4470 p-ISSN (P): 2348-6406

International Journal of Advance Engineering and Research Development

Volume 4, Issue 11, November -2017

CASCADED MULTILEVEL INVERTER BASED UNIFIED POWER FLOW CONTROLLER

Ramadas.K¹, Nagananthini.R²

Assistant Professor, Department of Electrical and Electronics Engineering, Alagappa Chettiar College of Engineering and Technology, Karaikudi, Tamil Nadu, India¹ ME Student, Department of Electrical and Electronics Engineering, Alagappa Chettiar College of Engineering and

Technology, Karaikudi, Tamil Nadu, India²

ABSTRACT- In this paper, a cascaded multilevel inverter based unified power flow compensating scheme is proposed. The topology consists of two cascaded multilevel inverter for shunt and series compensations. They are connected to the transmission system through open-end windings of a three-phase transformer. The source current and voltage are compensated by STATCOM and SSSC respectively. The simulation study is carried out in MATLAB/SIMULINK to predict the performance of the scheme under balanced, unbalanced and fault conditions. The dc-link voltages of the inverters are regulated at different levels to obtain four-level operation. The system behavior is analyzed for various operating conditions.

Keywords: cascaded multilevel inverter, UPFC.

I INTRODUCTION

The application of flexible ac transmission systems (FACTS) controllers, such as static compensator (STATCOM) and static synchronous series compensator (SSSC), is increasing in power systems. Because they have the ability to stabilize the transmission systems, reactive power compensation, active power oscillation damping, flicker attenuation, voltage regulation and to improve power quality (PQ) in distribution systems [3]. Generally, in high-power applications, var compensation is achieved using multilevel inverters [4]. These inverters consist of a large number of dc sources which are usually realized by Capacitors. Hence, the converter draw a small amount of active power to maintain dc voltage of capacitors and to compensate the losses in the converter. However, due to mismatch in conduction and switching losses of the switching devices, the capacitors voltages are unbalanced. Balancing these voltages is a major research challenge in multilevel inverters. Various control schemes using different topologies are reported in [5]–[9]. Among the three conventional multilevel inverter topologies, cascade H-bridge is the most popular for static var compensation because of its advantages like absence of clamped diodes and reduced number of capacitors [7], [8].However, the other types requires a Large number of dc capacitors. The control of individual dc-link voltage of the capacitors is difficult.

When the multi-level converter is applied to a STATCOM, each of cascaded H-bridge converters should be equipped with an isolated and split dc capacitor without any power source or circuit. This allows us to eliminate a bulky, heavy and costly line-frequency transformer from the cascade STATCOM [1]. Static var compensation by cascading conventional multilevel/ two level inverters is an attractive solution for high-power applications [1].

Static Synchronous Series Compensator (SSSC) is a FACTS device which has its wide range of applications in transmission lines and grids. Based on the performance of these FACTS devices flickering and SSR can also be reduced in transmission grids SSSC based hybrid series compensation scheme combine the capacitor action with TCSC and SSSC are employed in damping of SSR(sub-synchronous resonance)[2].when a cascade H- bridge multilevel inverter is used as SSSC. In this system harmonics can be reduced and also the transmission line voltage fluctuation can be minimized.

The idea of the unified power flow controller (UPFC) was first proposed by Gyugi in 1992 [4]. Since then, as the most sophisticated flexible ac transmission systems (FACTS) device, the UPFC has been researched widely and many papers dealing with UPFC's modeling, analysis, control, and application have been published in recent ten years The UPFC combines the functions of several FACTS devices and is capable of realizing voltage regulation, series compensation, and phase angle regulation at the same time, thus realizing the separate control of the active power and reactive power transmitted simultaneously over the line. Inverter 1 is in parallel with the transmission line, while Inverter 2 in series with the transmission line. The two inverters are connected back-to-back through a common dc-link. This arrangement enables real power flow in either direction between the two inverters. Inverter 2 provides the main function of the UPFC by injecting an ac voltage through a series connected transformer has controllable magnitude and phase angle and can be considered as a synchronous ac voltage source. Because the transmission line current flows through this voltage source, the Inverter 2 needs to exchange active and reactive power with the transmission line through the transformer. The needed reactive power can be generated independently by itself. The active power exchange is actually provided or absorbed by inverter1 through the common DC link.[3].

@IJAERD-2017, All rights Reserved



Fig.1 The implementation of the UPFC using two "back – to –back" VSCs with a common DC-link capacitor.

II CASCADED MULTILEVEL INVERTER BASED UPFC

In UPFC the shunt compensation is done by cascaded multilevel inverter based STATCOM and the series compensation is by cascaded multilevel inverter based SSSC separate control techniques are used for the reference voltage calculation. The switches used here are IGBT and the signals produced by sinusoidal pulse width modulation.

A. CONTROL TECHNIQUE FOR STATCOM

From [1] the following control technique is used for the control of STATCOM. The control block diagram is shown in Fig.2. The unit signals $\sin(\omega t)$ and $\cos(\omega t)$ are generated using three phase supply voltage (V_a, V_b, V_c). The converter currents (I_a, I_b, I_c) are transformed to the synchronous rotating reference frame using the unit signals. The switching frequency ripple in the inverter supplies the desired reactive current and draws required active current to regulate total dc-link voltage $V_{dc1}^* + V_{dc2}^*$. The additional control is required to regulate individual dc-link voltages of the inverters. The resulting voltage of the cascaded converter can be given as $e_1 \angle \delta$, where $e_{1=}\sqrt{ed2 + eq2}$ and $\delta = tan^{-1}\{(e_q) / (e_d)\}$. The active power transfer between the source and inverter depends on δ and is usually small in the inverters supplying var to the grid. Hence δ , can be assumed to be proportional to e_q . Therefore, the q -axis reference voltage component of inverter-2 e_{q2}^* is derived to control the dc-link voltage of inverter-2 as

$$e_{q2}^{*} = (V_{dc2}^{*} - V_{dc2}) \left(k_{p4} + \frac{k_{i4}}{s}\right)$$
(1)
The q-axis reference voltage component of inverter-2

$$e_{a1=}^{*}e_{a}^{*}-e_{a2}^{*}$$

inverter-1
$$e_{q1}^*$$
 is obtained as (2)

The dc-link voltage of inverter-2 V_{dc2} is controlled at 0.366 times the dc-link voltage of inverter-1 V_{dc1} . It results in four-level operation in the output voltage and improves the harmonic spectrum. Expressing dc-link voltages of inverter-1 and inverter-2 in terms of total dc-link voltage V_{dc2} as

$$V_{dc1} = 0.732 V_{dc} (3)$$

$$V_{dc2} = 0.268 V_{dc}$$
 (4)

Since the dc-link voltages of the two inverters are regulated, the reference -axis voltage component e_q^* is divided in between the two inverters in proportion to their respective dc-link voltage as

@IJAERD-2017, All rights Reserved

•
$$e_{d1}^* = 0.732e_d^*$$
 (5)
• $e_{d2}^* = 0.268e_d^*$ (6)

•
$$e_{d2}^* = 0.268e_d^*$$

For a given power, if $(V_{dc2}^* > V_{dc2}, \delta_2 = \tan^{-1}\{(e_{q2}^*) / (e_{d2}^*)\}$ increases and $\delta_1 = \tan^{-1}\{(e_{q1}^*) / (e_{d1}^*)\}$ decreases. Therefore, power transfer to inverter-2 increases, while it decreases for inverter-1.

The power transfer to inverter-2 is directly controlled, while for inverter-1, it is controlled indirectly. Therefore, during disturbances, the dc-link voltage of inverter-2 is restored to its reference quickly compared to that of inverter-1.Network voltages is unbalanced due to asymmetric faults or unbalanced loads. As a result, negative-sequence voltage appears in the supply voltage. This causes a double supply frequency component in the dc-link voltage of the inverter. This double frequency component injects the third harmonic component in the ac side. The negative-sequence reference voltage components of the inverter e_{dn}^* and e_{qn}^* are controlled similar to positive-sequence components in the negative synchronous rotating frame as

$$e_{dn}^{*} = -x_{3} - (\omega L)i_{qn} + v_{dn}.$$

$$e_{qn}^{*} = -x_{4} - (\omega L)i_{dn} + v_{qn}$$
(8)

Where v_{dn} and v_{qn} are d-q axes negative-sequence voltage components of the supply i_{dn} and i_{qn} are d-q axes negativesequence current components of the inverter, respectively. The control parameters x_3 and x_4 are controlled as follows:

$$x_{3} = \left(k_{p2} + \frac{k_{i2}}{s}\right)(i_{dn}^{*} - i_{dn})$$
(9)
$$x_{4} = \left(k_{p3} + \frac{k_{i3}}{s}\right)(i_{qn}^{*} - i_{qn})$$
(10)

The reference values for negative-sequence current component are set at zero to block the negative-sequence current from flowing through the inverter.



B. CONTROL STRATEGY FOR SSSC

Fig.3. illustrates the control scheme employs in SSSC to produce the switching signal. The three phase grid voltages with supply voltage (400V) magnitude and with 120 degree phase shift with each other is compared with the load voltages. The signal obtained is used to produce the switching signals with the help of relay system i.e the signal is produced until its value is lower the actual rate. The inverted signals are produced to the remaining three switches.

$V_{ga} = V_L \sin(\omega t)$	(11)
$V_{gb} = V_L \sin(\omega t - (2\pi/3))$	(12)
$V_{ac} = V_L \sin(\omega t + (2\pi/3))$	(13)

Where V_1V_2 and V_3 will be the switching signals for upper arminverter 1&2whereas $V_{01}V_{02}$ and V_{03} are the inverted signals which will be the switching pulses for the lower arm of inverter 1&2.

@IJAERD-2017, All rights Reserved



Fig.3.Control block diagram for SSSC

III SIMULATION RESULTS

The method is analyzed in MATLAB for various operating conditions, the switching pulse are produced by sinusoidal pulse width modulation technique. The results of the switching signal for the respective carrier and reference wave is shown in figure.6 as it is seen from the control scheme which is employed for STATCOM the necessary for the conversion of three phase quantity into two phase. It is done through park transformation (synchronous reference frame). The transformation is used to convert grid voltages, STATCOM currents and for load currents. Fig.5 shows the simulated result of d-q transformed signal from the three phase signal. It can be seen that the quadrature axis current leads the direct axis current by 90 degrees.



Fig.5: d-axis & q-axis component waveform after transformation



Following figure shows the cascaded multilevel inverter with IGBT switches. These switches are triggered by the above mentioned schemes. The inverter 1 DC link is 659V and inverter 2 DC link voltage is 241V. The total DC link voltage is maintained with respect to its reference values for smooth operation. The transformer high voltage endings are connected to the transmission line in series in case of SSSC. Whereas the neutral points are connected with each other in STATCOM.



Fig.8. The inverter output of the CMI based STATCOM and SSSC



Fig.10 Inverter output voltage and current waveform

Loads that are used for analyzing the performance are non-linear load and reactive load (capacitive or inductive) with 5MVA capacity. For linear load the operation is checked for capacitive current lead and lag. For nonlinear load it is observed that the current and voltage are non-sinusoidal. The STATCOM injects current which compensates the current and the SSSC will

compensate the voltage. Fig.11 illustrate the cascaded multilevel inverter based STATCOM operation, for analyzing the STATCOM operation takes place at 0.15s of the total operation. This is done by a breaker with step time of 0.15s.





Fig.13:UPFC simulation diagram

Fig.13 is the overall simulation diagram of Unified Power Flow Control, the modification is done thus the reactive power compensation is done in both shunt and series. In order to validate the performance of the system with UPFC, the model is designed with the source modeling in MATLAB/Simulink and the experimental waveforms are obtained. The performance of the UPFC is studied under steady state condition. The performances of the existing and proposed methods are validated with the models to their efficiency conditions. The shunt control is by cascaded multilevel inverter based STATCOM, which will regulate the current. And the series compensation is done by cascaded multilevel inverter based SSSC, which is responsible for voltage compensation. A three phase fault is introduced at the time of 0.2s to 0.22s as shown in the circuitry

S.No	Parameters	Specification	
1	Source voltage	400V	
2	Supply frequency	50Hz	
3	Inverter 1 DC link voltage	659V	
4	Inverter 2 DC link voltage	241V	
5	Carrier frequency	20Khz	
6	Transformer rating	11KV/400	
7	Rated power	5 MVA	

Table.1.specification of UPFC Simulink



Fig.16.DC link voltage balancing

IV CONCLUSION

DC link voltage balance is one of the major problem in cascaded inverter based multilevel UPFC. A simple static unified power flow reactive compensating scheme using a cascaded two-level inverter-based multilevel inverter is developed. The bus voltage and real power flow in the transmission line is simultaneously controlled by SSSC, whereas the reactive power flow in the transmission line and load current is controlled and compensated by STATCOM. In this work the shunt

and series operation of FACTS controller working under load compensation and during the fault condition in the ideal transmission line network is analyzed using MATLAB/SIMULINK. The dc-link voltages of the inverters are maintained throughout the operation as expected. The simulation study is carried out to predict the performance of the proposed scheme under balanced and unbalanced supply-voltage conditions. The system behavior is analyzed for various operating conditions.

Future work is to be implemented as a transformer-less UPFC based on an innovative configuration of two cascade multilevel inverters(CMIs) since the conventional unified power-flow controller (UPFC) that consists of two back-to-back inverters requires bulky and often complicated.

REFERENCES

- [1]. N. N. V. Surendra Babu, Member, IEEE, and B. G. Fernandes, Member, IEEE IEEE TRANSACTIONS ON POWER DELIVERY "Cascaded Two-Level Inverter-Based Multilevel STATCOM for High-Power Applications."
- [2] P. Shahanaz Salma1Assistant Professor, SREC Engineering College, Nandyal, Andhra Pradesh, India1 International Journal of Advanced Research in Electrical, Electronics and Instrumentation Engineering(*An ISO* 3297: 2007 Certified Organization) Vol. 4, Issue 2, February 2015 "SSSC-Based Cascade H-Bridge Model using Compensation Technique".
- [3] Jin Wang, *Student Member, IEEE*, and Fang Z. Peng, *Senior Member, IEEE*, IEEE TRANSACTIONS ON POWER ELECTRONICS, VOL. 19, NO. 4, JULY 2004 1077 "Unified Power Flow Controller Using the Cascade Multilevel Inverter"
- [4] N. G. Hingorani and L. Gyugyi, "Understanding FACTS". Delhi, India: IEEE, 2001, Standard publishers distributors.
- [5] B. Singh, R. Saha, A. Chandra, and K. Al-Haddad, *IET Power Electron.*, vol. 2,no. 4, pp. 297–324, 2009 "Static synchronous compensators (STATCOM): A review,".
- [6] H. Akagi, H. Fujita, S. Yonetani, and Y. Kondo, *IEEE Trans. Ind. Appl.*, vol. 44, no. 2, pp. 672–680,Mar./Apr. 2008 "A 6.6-kV transformer less STATCOM based on a five-level diode-clamped PWM converter: System design and experimentation of a 200-V 10-kVA laboratory model,".
- [7] A. Shukla, A. Ghosh, and A. Joshi, *IEEE Trans. Power Del.*, vol.22, no. 1, pp. 396–405, Jan. 2007. "Hysteresis current control operation of flying capacitor multilevel inverter and its application in shunt compensation of distribution systems,"
- [8] H. Akagi, S. Inoue, and T. Yoshii, *IEEE Trans. Ind. Appl.*, vol. 43, no. 4, pp. 1041–1049, Jul./Aug. 2007. "Control and performance of a transformer less cascaded PWM STATCOM with star configuration,"
- [9] Y. Liu, A. Q. Huang, W. Song, S. Bhattacharya, and G. Tan, "Smallsignalmodel-based control strategy for balancing individual dc capacitor voltages in cascade multilevel inverter-based STATCOM," *IEEETrans. Ind. Electron.*, vol. 56, no. 6, pp. 2259–2269, Jun. 2009.
- [10] H. P.Mohammadi and M.T. Bina, *IEEE Trans. Power Electron.*, vol. 26, no. 5, pp. 1534–1545, May 2011. "A transformer less medium-voltage STATCOM topology based on extended modular multilevel inverters,"
- [11] S. Ponnaluri, J. K. Steinke, P. Steimer, S. Reichert, and B. Buchmann, "Design comparison and control of medum voltage STATCOM with novel twin converter topology," in *Proc.*, 35th Annu. IEEE Power Electron. Specialists Conf., 2004, pp. 2546–2550.
- [12] N. N. V. Surendra Babu, D. Apparao, and B. G. Fernandes, "Asymmetrical dc link voltage balance of a cascaded two level inverter based STATCOM," in *Proc., IEEE TENCON*, 2010, pp. 483–488.
- [13] *IEEE Criteria for Class IE Electric Systems*, IEEE Standard 141-1993.
- [14] C. Schauder and H. Mehta, "Vector analysis and control of advanced static var compensators," in *Proc. Inst. Elect. Eng. C.*, Jul. 1993, vol. 140, no. 4, pp. 299–305.
- [15] D. G. Holmes and T. A. Lipo, "IEEE series on power engineering," in *Pulse Width Modulation for Power Converters: Principles and Practice*. Piscataway, NJ, USA: IEEE, 2003.
- [16] B. Blazic and I. Papic, "Improved D-statcom control for operation with unbalanced currents and voltages," *IEEE Trans. Power Del.*, vol. 21, no. 1, pp. 225–233, Jan. 2006.
- [17] A. Leon, J.M.Mauricio, J. A. Solsona, and A. Gomez-Exposito, "Soft ware sensor-based STATCOM control under unbalanced conditions," *IEEE Trans. Power Del.*, vol. 24, no. 3, pp. 1623–1632, Jul. 2009.
- [18] Y. Suh, Y. Go, and D. Rho, "A comparative study on control algorithm for active front-end rectifier of large motor drives under unbalanced input," *IEEE Trans. Ind. Appl.*, vol. 47, no. 3, pp. 825–835, May/Jun.2011.
- [19] K. Ogata, *Modern Control Engineering*, 4th ed. Delhi, India:Pearson, 2004.
- [20] K. R. Padiyar and A. M. Kulkarni, "Design of reactive current and voltage controller of static condenser," *Elect. Power Energy Syst.*, vol.19, no. 6, pp. 397–410, 1997