

A Survey on Inner FPGA Communication Path of USRP

Vandana D. Parmar¹, Bhavika A. Vithalpara², Sudhir Agrawal³, Pratik Kadecha⁴

¹PG Trainee student, SAC, ISRO (Atmiya Institute of Technology and Science, Rajkot)

²PG Trainee student, SAC, ISRO (Shantilal Shah Engineering College, Bhavnagar)

³Space Application Centre, ISRO, Ahmedabad

⁴Professor, Atmiya Institute of Technology and Science, Rajkot

Abstract—USRP (universal software radio peripheral) is a modest, adaptable radio that turns a PC into the wireless prototyping platform. USRP is widely used as RF transceiver, cognitive radio application, physical layer prototyping etc. USRP is a hardware used for digitizing the incoming RF signal and transmitting the RF version of data generated by the computer. USRP provides a gigabit Ethernet interface between the host PC and the high speed ADC-DAC as well as the FPGA. This paper provides a complete study of internal component of the FPGA. The FPGA is the main signal processing platform for the RF signal of the USRP. The primary role of the FPGA is to be interfaced the ADC and DAC to the gigabit Ethernet. FPGA consists of the DUC-DDC unit used for frequency up-down conversion of the RF signal.

Keywords—USRP, VRT (VITA radio transport), DUC-DDC, CIC Filter.

I. INTRODUCTION

USRP is an open source device used for various wireless communication applications. It is a cheapest and easiest mode for implementing system in a single platform [1]. USRP is a flexible platform and can be used for real time application. It is a bridge between the software world and the RF world. The USRP and on-board FPGA provide engineer and developer with a method for updating a wireless communication system that is difficult to access physically, such as satellite.

The FPGA of USRP performs the high bandwidth computation and provides a sampling rate compatible to transfer over the gigabit Ethernet. The main function of the FPGA in USRP is to interface the daughter board (ADC-DAC) to the Ethernet. To do this FPGA logic implements transmit and receive digital signal processing paths, an Ethernet Media Access Control (MAC), a microprocessor to control the Ethernet MAC and a large memory used to transfer data between various components.

The USRP is connected to the PC via a Gigabit Ethernet cable, which provides a high speed data transfer. The received data is processed by the FPGA and passed to the host PC. DSP Block of the FPGA is used for signal filtering and processing. The received signal after processed by the FPGA is passed to daughterboard having DAC and ADC, which convert the digital signal to analog and vice-versa.

RF front end module has TX and RX antenna which transmit and receive the signal of USRP. RF signal input and output

terminals are RX and TX which is an SMA connector of impedance 50Ω and is a single ended channel [2].

The paper is structured as follows. Section II of this paper provides the detail of the system; Section III provides the internal component of the FPGA; Section IV-VIII provides the detail of each component of an FPGA. Then finally a brief conclusion is given.

II. SYSTEM

A. USRP

The main advantage of using USRP is its ability to interface the software with the hardware in real time. The general architecture of the USRP consists of an RF front end panel, Motherboard and a Daughterboard. There are various Daughterboard of USRP whose frequency ranges from DC to GHz. Thus any real time signal can be captured based on our requirement. USRP is designed to allow the general purpose PC for the high bandwidth software radios. In aspect, it works as a digital baseband and IF (Intermediate Frequency) section of a radio communication system. The introductory design ideology behind the USRP has been doing all signals processing like modulation and demodulation on the host PC. The FPGA performs all the high speed operation such as frequency up down shifting. The block diagram of USRP is shown in Fig.1 [3].




Fig.1. USRP and Host PC

B. USRP FPGA

FPGA (field programmable gate array) is a large resource of logic blocks and RAM block which provides high speed

digital computation [4]. FPGA help us to implement the real time application system. USRP contain an on-board FPGA, which provide all signal filtering of the RF signal. FPGA consists reconfigurable logic elements and switch matrix to route signal between them.

III. INTERNAL COMPONENT OF USRP FPGA




Fig.2 Internal Component of USRP FPGA.

The whole FPGA of the USRP can be divided into a various communication layer stack. The block diagram containing the internal component of the FPGA is shown in Fig.2. Various components of the FPGA are Gigabit Ethernet at the physical layer interface, followed by the MAC layer having GEMAC, a packet router at the network layer, VITA protocol in the Transport layer and DSP chain at the application layer. The received RF signal from the RF front end panel is passed to the MAC layer through Gigabit Ethernet.

In the MAC layer the MAC address of the data is removed and the packet is passed to the network layer for the routing. The packet router at the network layer removed its IP address and routes the packet to CPU, DSP chain and at the external controller. FPGA consists of an aeMB processor having a wishbone bus interface for all signals controlling. All signal and packet handling is carried out by the CPU.

The external component interface to FPGA such as LED is done through the GPIO (general purpose input/output). The status of all 6 LEDs provides the information about transmitting, receiving, firmware and CPLD loaded, reference clock and MIMO cable line status. The Daughterboard is connected to the FPGA through the SPI (serial peripheral interface). The FPGA has an inbuilt SRAM for the data

storage. External memory module is connected to the USRP supporting up to 1GB memory. The soft-core processor of USRP FPGA has a wishbone bus interface to fetch the data from the memory. Quick access of memory is possible without any delay to simultaneous data fetching from the memory through a wishbone bus interface.

DSP chain of the FPGA performs all the signal filtering and

processing in digital and analog domain. It consists of a DUC-

DDC unit of the frequency up-down conversion of the RF signal. The frequency shifted signal is passed to the daughterboard having DAC-ADC unit.

IV. DSP UNIT OF USRP FPGA

DSP unit of the FPGA is divided into transmit and receive path. The transmit path carry out the three task: 1) provides for proper mount of outgoing data, 2) mixes the signal to an IF and, 3) provides the necessary interpolation to run the DAC at the system clock frequency [5]. The receiver path provides the necessary decimation rate to run the ADC.

A. Transmit Path

Transmit path of the FPGA DSP unit gets the data from the VITA chain at the transport layer which is up converted by the DUC chain. The data received is a 32 bit value which is stored in the buffer module. This module decouples the data to be transmitted into I (In phase) and Q (Quadrature) signal. The upper 16 bits represent Q data and lower 16 bits represents I data. Then each complex signal is interpolated by the different

cos and sine signal. This interpolated signal is then up converted in the DUC unit of the FPGA. The DAC unit transmits it by converting the signal into analog form.




Fig.3 USRP Transmit path

B. Receive path

The received signal from the daughter board is first converted to a 12 Bit value. The signal, then interface the DUC module which routes them to proper digital down converter. Then the RX chain module in FPGA takes care of digital down conversion to baseband and decimation. And finally, the signals go through the RX buffer module where they get interleaved into 16 bit values. That value is sent to the PC through Ethernet cable. Fig.2 having dotted portion highlight the DSP part of the FPGA.




Fig.4 USRP Receive path

V. DIGITAL CONVERTER

Digital converters are the fundamental part of the communication system. They are used for frequency translation of the RF signal. Digital up converter are required when frequency is to up sampled whereas digital down converter are used when the frequency is to be down sampled.

A. DUC

Digital up conversion consist of two steps:

- Up sampling
- Frequency shifting

Block diagram of digital up converter is shown in the Fig:5




Fig:5 block diagram of DUC

CIC interpolation filter are used for the up sampling of the input signal. Disadvantage of CIC filter is it does not have flat passband response. Thus CIC compensator filter are used having inverse frequency response then the CIC filter. The up sampled signal is multiplied with carrier frequency generated by the NCO. The final output signal is the up converted signal

B. DDC

DDC are used for frequency down conversion in the receiver side of the communication filter. DDC process consist of two steps:

- Down sampling
- Frequency down shifting

Block diagram of DDC is shown in the Fig:6




Fig:6 block diagram of DDC

DDC works exactly opposite to the DUC. The incoming signal is first multiplied with the carrier generated by the NCO which bring is back to the 0Hz frequency. This signal is then pass to compensator for pulse shaping followed by the CIC decimator to down sample the signal.

VI. FILTERS USED IN DDC AND DUC

CIC (Cascaded Integrator Comb) filter are used for the interpolation and decimation of the incoming signal in the DSP unit of USRP FPGA. CIC filter consist of two stage, one having integrator filters and another stage having comb filter. Both stages have equal number of filters. Main advantage of using this filter is that it does not contain any multiplier. Filter use only adder, subtractor and register. Thus it can be implemented for the application having large access of sample rate. The interpolating CIC filter is used for up sampling the incoming signal and decimating is used for down sampling the incoming signal.




Fig.7 Interpolating CIC filter

Fig.8 decimating CIC filter

CIC interpolating filter are used for up sampling the incoming signal in the digital up converter. The interpolator section have comb filter first followed by the up sampler and last the integrator. Interpolating CIC filter structure is shown in Fig.5.

VII. INTERNAL MEMORY

USRP2 has an internal 1MB RAM for the data storage. There are eight sets of FIFO likes buffer used as arranging area, coupling the high turnout component of the FPGA such as Ethernet MAC, RX and TX DSP paths. The buffer is implemented as a dual port RAM within the FPGA. Each one of the buffers is interfaced to the system processor. Four of the buffer are used as read-only operation from the FIFO on the transmit side of MAC and DSP unit and the remaining four buffer are used for write-only operation at the receiver side [5].

VIII. WISHBONE BUS

Wishbone is an two wired, bidirectional serial bus interface that provide an simple and efficient method for data exchange between devices. It is most suitable for the application requiring occasional short distance communication between any devices. Wishbone is a true bus standard having collision and arbitration control when two master opt to control the bus simultaneously to avoid corruption of data. The wishbone bus interface provides three transmission speeds: 100kbps, 400kbps and 3.5Mbps [6]. Features of wishbone bus are as under:

- Multi master operation
- Software programmable clock frequency
- Static synchronous design
- Bus busy detection
- Interrupt or bit-polling driven byte by byte data transfer
- Provide high speed data transfer

FPGA of USRP has a wishbone master bus for all device interfaces with the processor. As shown in Fig.2 wishbone bus is a common bus interface between the all components of USRP. This bus an interface with SRAM which provide high speed data transfer between the memory and CPU. Various addresses of the devices are stored in the memory from which wishbone provide the interface as per requirement. Wishbone bus have an direct interface to the GEMAC which provide the address resolution of the received packet device. Buffer pool having dual port RAM have one port directly connected to the Wishbone bus . By having a common bus interface several IP cores are able to work together with minimal efforts.

IX. PROCESSOR

The Soft Core Processor of the USRP FPGA is an aeMB Microblaze compatible processor. This is a CPU core that is capable of moving and manipulating data to and from memory. It does not have any peripheral nor interrupt controller but support external interrupt. It use wishbone bus interface [7]. All the functioning of DSP chain, Packet routing and other peripheral is control by on-board CPU [8]. It has an access to board devices through GPIO and SPI bus. CPU does not have direct access to the DSP chain data path. It communicates with host PC through UDP packets. It can directly access 512bytes packet spaced in CPU FIFO. As shown in Fig.2 the CPU have a wishbone bus interface to all the component of the FPGA. aeMB feature which make it popular are as under:

- Harvard architecture with separate data and instruction buses.
- Pipeline architecture which provide quick access of data per clock.
- Small core with excellent performance.
- Support for hardware multiplier and barrel shifter.

X. VITA CHAIN

The VITA is a transport layer protocol designed to provide interoperability between RF receivers and signal processing equipment. It provides interoperability by standardization of signal data transport, metadata transport and metadata types. The aim of VITA is to link logistic protocol format for the transmittal of digital IF data between one or more sources or destination [9]. This protocol enabled necessary communication system requirement such as time stamping, oscillator and transmit receive control. This protocol enables all interface such as gigabit link and switch fabrics. VRT is designed to be independent of physical and data link layer, therefore it may be carried over common protocols such as TCP, UDP, PCI Express and Gigabit Ethernet. Across the digital link or networks VITA enables context and data information to be conveyed together efficiently. VRT specifies the packet based data stream where signal metadata is encoded in the packet header.

VRT supports four types of information: IF Data, IF Context, Extension Data and Extension Context. Correspondingly, there are four types of VITA packet streams as shown in Table I.

TABLE I

Contents	Standard Formats	Custom Formats
Data	IF Data Packet Stream Conveys IF Signals Real/Complex Data Fixed/Floting-point Formats Flexible packing schemes	Extension Data Packet Stream Conveys all signals or data derived from signal Any Type of Data Custom Packet Format
Context	IF Context Packet Stream Conveys Common Context for IF Data Frequency	Extension Context Packet Stream Conveys additional context for IF Data or

Contents	Standard Formats	Custom Formats
	Power Timing Geolocation	Extension Data Any kind of Context Custom packet Format

Transmit path of VITA Chain gets the Data from the Buffer pool. This data received is 36-byte value from which VITA header is removed from the VITA de-framer and then sends for processing to DSP unit. The context packet sets all the DSP parameters for the DSP unit. VITA provides a proper sampling rate and frequency compatible with the DAC and ADC of the Daughter board. Flow control and Error control are carried out in the TX path of VITA.

In the receiving path VITA adds timing information for the controlling operation. It gets the received RF signal which is down-converted in DSP unit. VITA RX adds additional information and passes the packets to the router. This packet format data are more portable and flexible.

CONCLUSION

USRP have become a well known platform for hardware based and testing area of wireless communication. The system set up using the USRP has been cheaper than the conventional mode of testing the wireless platform. In this paper the entire communication path of the in-built FPGA is studied, which provide the testing platform for the complete communication over the USRP. The full integration of message passing infrastructure and adopting of VRT protocol will be a revolution change in developing radio system. This paper concludes that the on-board FPGA has been the heart of the system implemented using USRP. By this study one can design the desire a system as per the requirement by interfacing the target device with the USRP.

ACKNOWLEDGEMENT

The work reported in this paper is carried out within the project "Interfacing of USRP with External FPGA". Authors are thankful to Shri Kaushik Parikh, Dy Director, SNAA/SAC/ISRO and Shri Virender Kumar, GH, SSTG/SNAA for ISRO for his continuous guidance, encouragement and support. The authors sincerely appreciate the critical evaluation and constructive suggestion provided by the reviewers: Prof. S. B. Parmar and Prof. Pratik Kadecha.

REFERENCES

- [1] Ettus Reserch, "Universal Software Radio Platform", Available: <http://www.ettus.com>
- [2] National Instrument, "Getting Started Guide NI USRP-29xx", December 2012.
- [3] Serkin F.B., Vazhenin N.A., "USRP Platform for communication systems research", 978-1-4799-0683-3/ IEEE, Mar 2013.
- [4] http://en.wikipedia.org/wiki/Field-programmable_gate_array
- [5] A Thesis in Electrical Engineering by Matthew D. Sunderland, "Software Defined Radio Interoperability with Frequency hopping waveform".
- [6] "Wishbone Bus Specification", URL <http://www.wishbone.org/>.
- [7] "aeMB Overview", URL <http://opencores.com/project/aeMB>
- [8] J. Johansen, S. Enevoldsen, V. Pucci, O.Tenelli, A.F.Cattoni, Y.Le Moullec- Alborg University , Denmark, "Analysis of the USRP2 Firmware: system architecture overview", Available: <http://www.aau.dk>.
- [9] VITA Radio Transport(VRT) Draft Standard, Draft-0.21, 31 October 2007