2015. Sophisticated design of low power high speed full adder by using SR-CPL and Transmission Gate logic. International Journal of Advance Engineering and Research Development (IJAERD). 2, 3 (Mar. 2015), 137–142.