[1]
2017. IMPLEMENTATION OF 24 BIT HIGH SPEED FLOATING POINT VEDIC MULTIPLIER. International Journal of Advance Engineering and Research Development (IJAERD). 4, 5 (May 2017), 742–749.