Sophisticated Design of Low Power High Speed Full Adder by Using SR-CPL and Transmission Gate Logic. IJAERD 2015, 2 (3), 137-142.