(1)
Design and Implementation of Sub Modules of Successive Approximation Register A D Converter. IJAERD 2015, 2 (4), 653-659.