Survey: Design Procedure of VLSI, FPGA & ASIC Life Cycle’s. IJAERD 2017, 4 (11), 1083-1091.