Haresh P. Patani; Nilesh D. Patel. Characterization and Simulation of Self Cascode CMOS Current Mirror Circuit Using 0.18μm Technology. IJAERD 2015, 2, 626-629.