Sophisticated design of low power high speed full adder by using SR-CPL and Transmission Gate logic. IJAERD. 2015;2(3):137-142. Accessed July 28, 2025. https://ijaerd.org/index.php/IJAERD/article/view/543