Sophisticated design of low power high speed full adder by using SR-CPL and Transmission Gate logic. (2015). International Journal of Advance Engineering and Research Development (IJAERD), 2(3), 137-142. https://ijaerd.org/index.php/IJAERD/article/view/543