Haresh P. Patani, & Nilesh D. Patel. (2015). Characterization and Simulation of Self Cascode CMOS Current Mirror Circuit using 0.18μm Technology. International Journal of Advance Engineering and Research Development (IJAERD), 2(4), 626–629. Retrieved from https://ijaerd.org/index.php/IJAERD/article/view/730