“Sophisticated Design of Low Power High Speed Full Adder by Using SR-CPL and Transmission Gate Logic”. 2015. International Journal of Advance Engineering and Research Development (IJAERD) 2 (3): 137-42. https://ijaerd.org/index.php/IJAERD/article/view/543.