Haresh P. Patani, and Nilesh D. Patel. 2015. “Characterization and Simulation of Self Cascode CMOS Current Mirror Circuit Using 0.18μm Technology”. International Journal of Advance Engineering and Research Development (IJAERD) 2 (4):626-29. https://ijaerd.org/index.php/IJAERD/article/view/730.