“Sophisticated design of low power high speed full adder by using SR-CPL and Transmission Gate logic”, IJAERD, vol. 2, no. 3, pp. 137–142, Mar. 2015, Accessed: Jul. 28, 2025. [Online]. Available: https://ijaerd.org/index.php/IJAERD/article/view/543