[1]
Megha M. Patel and Nilesh D. Patel, “Simulation and Analysis of First and Second Generations of Current Conveyor using 90nm CMOS Technology”, IJAERD, vol. 2, no. 4, pp. 504–511, Apr. 2015.