Haresh P. Patani and Nilesh D. Patel, “Characterization and Simulation of Self Cascode CMOS Current Mirror Circuit using 0.18μm Technology”, IJAERD, vol. 2, no. 4, pp. 626–629, Apr. 2015.