“Sophisticated Design of Low Power High Speed Full Adder by Using SR-CPL and Transmission Gate Logic”. International Journal of Advance Engineering and Research Development (IJAERD), vol. 2, no. 3, Mar. 2015, pp. 137-42, https://ijaerd.org/index.php/IJAERD/article/view/543.