“Sophisticated Design of Low Power High Speed Full Adder by Using SR-CPL and Transmission Gate Logic”. International Journal of Advance Engineering and Research Development (IJAERD) 2, no. 3 (March 25, 2015): 137–142. Accessed July 28, 2025. https://ijaerd.org/index.php/IJAERD/article/view/543.