Sophisticated design of low power high speed full adder by using SR-CPL and Transmission Gate logic. IJAERD [Internet]. 2015 Mar. 25 [cited 2025 Jul. 28];2(3):137-42. Available from: https://ijaerd.org/index.php/IJAERD/article/view/543