Haresh P. Patani, Nilesh D. Patel. Characterization and Simulation of Self Cascode CMOS Current Mirror Circuit using 0.18μm Technology. IJAERD [Internet]. 2015 Apr. 25 [cited 2025 Jul. 7];2(4):626-9. Available from: https://ijaerd.org/index.php/IJAERD/article/view/730