Survey: Design Procedure of VLSI, FPGA & ASIC Life Cycle’s. (2017). International Journal of Advance Engineering and Research Development (IJAERD), 4(11), 1083-1091. https://ijaerd.org/index.php/IJAERD/article/view/5131