“Survey: Design Procedure of VLSI, FPGA & ASIC Life Cycle’s”. International Journal of Advance Engineering and Research Development (IJAERD), vol. 4, no. 11, Nov. 2017, pp. 1083-91, https://ijaerd.org/index.php/IJAERD/article/view/5131.