Low Power Folding and Interpolating Analog to Digital Converter using 180nm Technology

Authors

  • Jayesh L. Prajapati M.E. Student, Department of Electronics & Communication Engineering,Laljibhai Chaturbhai Institute of Technology, Bhandu-38412, Indiaprajapatijayesh02@gmail.com
  • Prof. Priyesh P. Gandhi Asst. Professor, Department of Electronics & Communication Engineering,Laljibhai Chaturbhai Institute of Technology, Bhandu-38412, India,priyesh.gandhi@lcit.org

Keywords:

Folding amplifier, Interpolation, Comparator, Digital Encoder, Fine ADC, Coarse ADC

Abstract

Folding and interpolating A/D converters have been shown to be an effective means of
digitization of high bandwidth signals at intermediate resolution. The paper focuses on design of 5-bit
folding & interpolating ADC. The converter architecture is designed with reduced number of
comparators and minimum hardware. The folding amplifier with folding factor=4 can be used to
produce more than one zero-crossing point to reduce required number of comparators. To achieve the
design goal, folding amplifier is used in the design of coarse and fine converter both. To reduce the
power consumption, encoder based on XOR-OR logic is used. The design is implemented using
0.18μm technology at 1.8Vsupply voltage.

Downloads

Published

2014-05-25

How to Cite

Jayesh L. Prajapati, & Prof. Priyesh P. Gandhi. (2014). Low Power Folding and Interpolating Analog to Digital Converter using 180nm Technology. International Journal of Advance Engineering and Research Development (IJAERD), 1(5), 285–294. Retrieved from https://ijaerd.org/index.php/IJAERD/article/view/71

Issue

Vol. 1 No. 5 (2014): Volume 1 Issue 5 (May-2014)

Section

Articles