🕔 Call For Paper — Vol. 13 | Issue 9 | September 2026 | Deadline: 27-Sep-2026
Track Paper Submit Paper Home
📢 NOTICE
DOI will be assigned to every published paper at no additional charge. 📢 Call for Papers — Volume 13, Issue 9 (September 2026) | Submission Deadline: September 30, 2026 | Rapid peer review: 2–3 days | Impact Factor: 7.37 (SJIF 2026)

Paper Details

📄 IJAERD-OJS-3001

PRINTED CIRCUIT BOARD FAULT DETECTION

Author(s):Kowsalya.P, Kavinaya.K, Krithika.B
Institution:Assistant professor, Electronics and Communication Engineering, Info Institute of Engineering, Coimbatore, India
Published In:Vol. 5, Issue 5 — May 2018
Page No.:5-10
Domain:Engineering
Type:Research Paper
ISSN (Online):2348-4470
ISSN (Print):2348-6406
Abstract

The prime intention of this paper is to disclose the defects that are introduced during production of printedcircuit boards (PCB).The electronic gadgets possess a precise and distinct PCB designs. Carrying out the quality inspectionof printed circuit boards is tedious. This complication can be eliminated by using image subtraction algorithm during theinspection of PCBs. In this paper, comparison of bare PCBs is processed by engaging image subtraction algorithm whichwas efficiently used in digital image processing. The error spots in the PCBs are identified and indicated in resultant imageof the algorithm. The work was simulated and verified by using openCV software and Anaconda-Spyder package.

🗎 Download PDF 🏆 Get Certificate
🕮 How to Cite

Kowsalya.P, Kavinaya.K, Krithika.B, “PRINTED CIRCUIT BOARD FAULT DETECTION”, International Journal of Advance Engineering and Research Development (IJAERD), Vol. 5, Issue 5, pp. 5-10, May 2018.

Related Papers

📄 Submit Your Paper

Open Access • Peer Reviewed • CrossRef DOI
UGC Approved • Monthly Publication

Submit Now →
📅 Submission Deadline
27 Sep 2026
Vol. 13 | Issue 9
September 2026