🕔 Call For Paper — Vol. 13 | Issue 9 | September 2026 | Deadline: 27-Sep-2026
Track Paper Submit Paper Home
📢 NOTICE
DOI will be assigned to every published paper at no additional charge. 📢 Call for Papers — Volume 13, Issue 9 (September 2026) | Submission Deadline: September 30, 2026 | Rapid peer review: 2–3 days | Impact Factor: 7.37 (SJIF 2026)

Paper Details

📄 IJAERD-OJS-5783

A Survey on Inner FPGA Communication Path of USRP

Author(s):Vandana D. Parmar, Bhavika A. Vithalpara, Sudhir Agrawal, Pratik Kadecha
Institution:PG Trainee student, SAC, ISRO (Atmiya Institue of Techonoly and Science, Rajkot)
Published In:Vol. 2, Issue 14 — January 2015
Page No.:-
Domain:Engineering
Type:Research Paper
ISSN (Online):2348-4470
ISSN (Print):2348-6406
Abstract

USRP (universal software radio peripheral) is amodest, adaptable radio that turns a PC into the wirelessprototyping platform. USRP is widely used as RF transceiver,cognitive radio application, physical layer prototyping etc. USRPis a hardware used for digitizing the incoming RF signal andtransmitting the RF version of data generated by the computer.USRP provides a gigabit Ethernet interface between the host PCand the high speed ADC-DAC as well as the FPGA. This paperprovides a complete study of internal component of the FPGA.The FPGA is the main signal processing platform for the RFsignal of the USRP. The primary role of the FPGA is to beinterfaced the ADC and DAC to the gigabit Ethernet. FPGAconsists of the DUC-DDC unit used for frequency up-downconversion of the RF signal

🗎 Download PDF 🏆 Get Certificate
🕮 How to Cite

Vandana D. Parmar, Bhavika A. Vithalpara, Sudhir Agrawal, Pratik Kadecha, “A Survey on Inner FPGA Communication Path of USRP”, International Journal of Advance Engineering and Research Development (IJAERD), Vol. 2, Issue 14, pp. -, January 2015.

Related Papers

📄 Submit Your Paper

Open Access • Peer Reviewed • CrossRef DOI
UGC Approved • Monthly Publication

Submit Now →
📅 Submission Deadline
27 Sep 2026
Vol. 13 | Issue 9
September 2026